

Proposal of test-bench for the x86 instruction set (16 bits subset)

Technical Report TR-UAH-AUT-GAP-2005-21-en

Rafael Rico

Department of Computer Engineering, Universidad de Alcalá, Spain

November 2005

Versión en español:

Propuesta de banco de pruebas para el repertorio de instrucciones x86 (subconjunto de 16 bits)

Informe técnico TR-UAH-AUT-GAP-2005-21-es

Rafael Rico

Departamento de Automática, Universidad de Alcalá, España

Abstract:

With the purpose of evaluating the instruction set architecture impact on the superscalar processing, applying a mathematical method derived from the graph theory, a set of programs is proposed as test-bench.

The application corresponds to the integer processing. The instruction set selected is the x86 one due to its peculiar characteristics with respect to instruction level parallelism.

The methodology of obtaining of execution traces is presented and the work load of each one of the selected programs.

Finally, a characterization of each program is made on the basis of his functionality and to the counts of operations and operands.

Index words: Evaluation of computer architectures, instruction level parallelism, instruction set architecture.
