


Exercises

Lesson 3: The Control Unit



Computer Structure and Organization

Graduate in Computer Sciences
Graduate in Computer Engineering


1. Lets be an elemental computer with the following elements:
 - A 16 operations ALU with two multiplexor attached to their inputs.
 - Accumulator register to store temporal values.
 - A 32 registers file with two outputs ports and one input port.
 - PC attached to data / addresses bus.
 - Main memory of 128 Mbytes of capacity
 - Memory reading and writing use two clock periods
 - Data / addresses bus is 32 bits length.

Execute next instruction:

SHL F, 5


- a. Describe elemental operation to perform in each execution phase
- b. Draw above instruction chronogram
- c. Design micro instruction format. Control Memory 64k.
- d. Design the micro program for the above execution phase.

The Control Unit



2. Lest following elemental computer:

- A 8 operations ALU: +, ×, arithmetic shift left and right AND, OR, XOR y logical shift right.
- Accumulator register to store temporal values.
- A 16 registers file with two outputs ports and one input port.
- Autoincremented PC.
- Main memory of 16Mbytes of capacity.
- Data bus and addresses bus are 32 bits length.
- All instruction formats are 4 words length.



Execute next instruction:


XOR F, [E + 1234h]

- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram
- Design micro instruction format. Control Memory 64k.
- Design the micro program for the above execution phase.

3. Lets be the following elemental computer:

- A 16 operations ALU. Input to Output transfer is one of its operations, as well as A-B and B-A.

- Accumulator register to store temporal values.
- A 8 registers files with one input port and one output port.
- Autoincremented PC
- Main Memory of 128Mbytes of capacity.
- Data and Addresses buses are 16 bits length.
- Data bus content can be transferred to Addresses bus and vice versa.



Execute next instruction:


SUB [B++], A

- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram
- Design microinstruction format. Control Memory 32k.
- Design the micro program for the above execution phase.

The Control Unit

4. Lets be the following elemental computer:

- Two ALUs: one of them is specialized in multiply and divide operations and the another one in addition and subtraction operations.
- Both ALUs have an accumulator register to store temporal values.
- A 32 registers file with one input port and one output port..
- Autoincremented PC
- Main Memory of 32Mbytes of capacity.
- Data and Addresses buses are 32 bits length.
- Data bus content can be transferred to Addresses bus and vice versa.
- The whole instructions formats are 32 bits length.



Execute the following instruction:

Div C, D

- a. Describe elemental operation to perform in each execution phase
 - b. Draw above instruction chronogram
 - c. Design microinstruction format. Control Memory 32k.
 - d. Design the micro program for the above execution phase.
-
-

5. Lets be the next elemental computer:


- A 32 operations ALU with the possibility of input to output transfer.
- Temporal and Accumulator registers to store temporal values which cannot be used by assembly language.
- 16 register files with two output ports and one input port.
- Stack pointer attached to addresses register
- Main memory: 16 Mbytes of capacity
- Data bus content can be transferred to Addresses bus and vice versa.
- Buses are 32 bits length
- The whole instruction formats are 32 bits length.

Execute next instruction:

ADD A, B

- a. Describe elemental operation to perform in each execution phase
- b. Draw above instruction chronogram

The Control Unit




6. Lets be following elemental computer:

- Two specialized ALUs: one in multiply and divide operations, addition and subtraction the another one.
- Temporal and Accumulator register to store temporal values with no assembly access.
- 32 registers file with one input and output ports.
- Autoincremented PC..
- Stack pointer attached to addresses bus.
- Main memory of 32Mbytes of capacity
- Buses are 32 bits length.
- The whole instruction formats are 32 bits length.

The Control Unit

- Data bus content can be transferred to Addresses bus and vice versa.



Execute following instructions:

ADD [[B + 1000h]], [C + 1234h]


- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram

7. Lets be a elemental computer as follows.:

- Two specialized ALUs. a fixed point ALU and a floating point one.

The Control Unit

- Temporal and Accumulator registers to store temporal values which cannot be used by assembly language.
- Two 32 registers file with one input and output ports. One for fixed point registers and the another for floating point ones.
- Autoincremented PC
- Main Memory of 4Gbytes of capacity.
- Buses are 32 bits length.
- The whole instruction formats are 32 bits length.
- Data bus content can be transferred to Addresses bus and vice versa.



Execute following instruction:

MULF D, C, 3.27

- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram


8. Lets be next elemental computer:

- A 16 operations ALU.
- 3 registers file: B, C and D.
- Main Memory of 640Kbytes.
- Data and Addresses buses are 32 bits length

Execute following instruction:


SUB B, [C + 1000h]

- Modify bellow computer if needed
- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram



9. Lets be following elemental computer:

- A 16 operations ALU.
- Datapath contains PC, SP and Accumulator register, as well as a 3 registers file.
- Main memory 32 Kbytes of capacity.
- Data bus: 8 bits.
- Addreses bus: 16 bits.
- Instructions have different sizes



Execute next instruction:

POP B

- Describe elemental operation to perform in each execution phase
- Draw above instruction chronogram